FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

CAM m x n reference design

Altera_Forum
Honored Contributor II
1,053 Views

A Content Addressable Memory (CAM) is a hardware implementation of a software hash table of pointers to a data structure. As of Quartus II version 9.1, Altera’s MegaWizard no longer supports a CAM function in the Memory Compiler. If you still have a need to implement CAMs in your designs, there is enough memory in Altera’s devices now to support reasonable sized CAMs. Due to the lack of a MegaWizard to support this, here is a reference design that can be used to implement CAMs. 

The CAM is coded in Verilog. The top level for the CAM is cam.v. The cam_wrapper.v file wraps the CAM and provides the clocks and registers for timing analysis.
0 Kudos
0 Replies
Reply