Help needed on verilog delay on quartus

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Help needed on verilog delay on quartus

1,042 Views

Hi,

I'm working on a Uni project and I'm trying write a bit of code on Quartus II using verilog that will, when a 1bit register (init) is changed from "0 to 1" OR "1 to 0", set 1bit output (HS) to 1 for three clock cycles then set it back to 0.

The init reg is set by a FSM and HS reg initialises a handshake FSM.

I've been trying for a couple of days now but I just can't seem to figure it. :(

Was planing on using the wait statement but quartus says:

Warning (10193): Verilog HDL unsupported feature warning at delay.v(9): Wait Statement is not supported and is ignored :confused:

If anyone can help me it would be greatly appreciated.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.