- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'm following the tutorial "Using DDR and DDR2 SRAM Devices in Cyclone III devices" from the External Memory Interfaces guide.
On page 3-18 it says "Modify the clk2 phase setting to -55 degrees, and recompile the design". If I do that, I get a timing error, saying that the phase difference between clock1 and clock2 must between 72 and 108 degrees. Is that due to a change in the DDR2 Ram timing analysis code since the tutorial was written, or am I doing something wrong? regards AlanLink Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page