Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

SOPC base address error

Altera_Forum
Honored Contributor II
1,327 Views

Dear expert. 

 

I use SOPC to bulid a triple_speed_ethernet_design(Q9.1_example_design) + VGA. 

 

I add VGA IP in sopc and VGA's master connected to ddr2_bot's slave.  

Then there are errors about "Error : ddr2_bot.s1: Appears at more than one address(0x00000000,0x10000000) 

 

Why this happen?
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
393 Views

What is the other thing connected to ddr2_bot.s1? The one at the bottom?

0 Kudos
Altera_Forum
Honored Contributor II
393 Views

Dear Daixiwen. 

 

The other thing connected to ddr2_bot.s1.  

(Pipeline Bridge)pb_dma_to_ddr2's m1 connected ddr2_bot.s1.  

 

Thank you.
0 Kudos
Altera_Forum
Honored Contributor II
393 Views

Dear expert. 

 

Here, I attached Quartus design file.(Quartus II v9.1) 

Please help me.
0 Kudos
Altera_Forum
Honored Contributor II
393 Views

You need to fix the addresses of ccb_dma_to_ddr2 and pb_dma_to_ddr2 to 0x00000000. Currently the ccb_dma_to_ddr2 bridge offsets the addresses by 0x100000000 which means that the ddr2 would be seen at two different addresses depending on the master that would access it. 

I don't think that you need the pb_dma_to_ddr2 bridge. 

 

Why is your ddr2 clock set to clkin_50 instead of ddr2_lo_latency_128m_sysclk?
0 Kudos
Reply