Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20641 Discussions

Need Help Using Altera Avalon MM Master BFM

Altera_Forum
Honored Contributor II
1,657 Views

Hello, I recently downloaded the Avalon MM master and slave BFM file from Altera and I am attempting to utilize my own custom IP core to act as a slave to the master bfm file. I wish to know if there are examples or if someone knows of a guide I can use to set up/connect my IP core using Qsys and simulate the connection using ModelSIM. 

 

This is the link I used to download the master and slave bfm: https://www.altera.com/support/support-resources/design-examples/design-software/simulation/exm-avalon-verification-ip.html 

 

Any help would be much appreciated.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
546 Views

Even easier: in Qsys, create a system consisting of just your custom component and export all of its interfaces. Then go to the Generate menu and select to generate a testbench system using the Standard option. This will create a special system with your DUT and all BFMs required to simulate your design, set up based on the exported interfaces. Files to help with setting up and running the simulation are also included. See this online training: 

 

https://www.altera.com/support/training/course/oaqsyssim.html
0 Kudos
Altera_Forum
Honored Contributor II
546 Views

 

--- Quote Start ---  

I wish to know if there are examples or if someone knows of a guide I can use to set up/connect my IP core using Qsys and simulate the connection using ModelSIM. 

--- Quote End ---  

 

 

Try the first link on this page ...  

https://www.ovro.caltech.edu/~dwh/correlator/cobra_docs.html 

 

https://www.ovro.caltech.edu/~dwh/correlator/pdf/altera_avalon_bfm_master.pdf 

https://www.ovro.caltech.edu/~dwh/correlator/pdf/altera_avalon_bfm_master.zip 

 

Cheers, 

Dave
0 Kudos
gyuunyuu
New Contributor II
485 Views

The links to the caltech website do not work anymore!

0 Kudos
Reply