- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
It isn't dangerous. I'm not a Verilog expert, but I believe that when you are in an 'always' block, the statements ale taken sequentially, not concurrently. In that case, you can have several assignments in the block, and the last valid one wins.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- It isn't dangerous. I'm not a Verilog expert, but I believe that when you are in an 'always' block, the statements ale taken sequentially, not concurrently. In that case, you can have several assignments in the block, and the last valid one wins. --- Quote End --- Hi, as long as you are using the non-blocking assignment it behaves like Daixiwen says. The evaluation take s place at the end of the cycle and the last assignment wins, but maybe you can re-write your code in order to make it easier to read. E.g a defalut should be a "default" without an exception. Kind regards GPK
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
thanks for your kindly help!
it changes my known about verilog.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page