Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Why does the Parallel Flash Loader (PFL) fail to configure my FPGA after programing f

Altera_Forum
Honored Contributor II
‎03-26-2010 09:50 AM
1,021 Views

use PFL (in MAX II device) configure FPGA.Based on an386.pof,I found Quartus programmer can erase and program flash using pfl. However,after programing flash, pfl fails to configure FPGA. The config_done pin of FPGA is always low, and nconfig pin of FPGA is a pulse. It looks like the pfl is always configure FPGA, and FPGA can't drive the config_done pin high. what is the reason? 

When using pfl, I select 64M CFI, actually the flash is 512M. Does it have some bad influence? 

 

I alwayes drive pfl_nreset pin and pfl_flash_access_granted pin high, which makes pfl alwayes configure FPGA? Or I should drive pfl_nreset pin low after configuring FPGA?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-27-2010 05:04 AM
270 Views

The size of CFI specified in PFL must be same as the actual flash size or bigger. Change the settings and try again to see if the problem still occurs. The rule: actual flash must be less than or equal to size specified in PFL

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.