Gate-level netlist simulation with Modelsim - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Gate-level netlist simulation with Modelsim

1,178 Views

Hi all,

I just completely built gate-level netlist, using Buildgate tool of Cadence. Now, I want to simulate this netlist to compare to RTL coding. Could you show me how to do this (step by step, please)?

Many thanks

Link Copied

1 Reply

371 Views

have you taken a look at this?

http://www.altera.com/literature/hb/qts/qts_qii53001.pdf

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.