Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

Can't fit design in device

Altera_Forum
Honored Contributor II
1,227 Views

I use StratixII EP2S60 rohs, in my application i need to use 64 block of M4k. In my board i have 255 blocks. When i added to my SOPC the 64 blocks, and i start simulation he appear to me this 2 error: 

1/ selected device has 255 ram location of types m4k. however the current design needs more then 255 to succesfully it. 

2/ can't fit design in device. 

How can i resolve this problem please?
0 Kudos
7 Replies
Altera_Forum
Honored Contributor II
428 Views

Take a look here: 

www . alterauserforums.org/forum/showthread.php?t=3147 

 

sds[]
0 Kudos
Altera_Forum
Honored Contributor II
428 Views

change a device!

0 Kudos
Altera_Forum
Honored Contributor II
428 Views

Redesign the RAM so it is more efficient.

0 Kudos
Altera_Forum
Honored Contributor II
428 Views

Change the device, just to see if it solve your problem. 

 

sds[]
0 Kudos
Altera_Forum
Honored Contributor II
428 Views

Hi all,  

I have exactly the same problem => I changed the device, and verified all settings.. but always the same error message when compiling "can't fit design in device" 

Any other suggestion please ?
0 Kudos
Altera_Forum
Honored Contributor II
428 Views

Do you have some inefficient ram?

0 Kudos
Altera_Forum
Honored Contributor II
428 Views

Fifo's often use more memory than one would expect. e.g. a Fifo of 1280 by 32 uses 16 M4k but only 40960 bits are used. If you split it into two concatenated Fifo's (building a compound Fifo) you can restrict the M4k usage to 10.

0 Kudos
Reply