FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

the Terasic Daughter Board Dual Highspeed 65MSPS A/D and 125 MSPS D/A Channels

Altera_Forum
Honored Contributor II
‎09-08-2010 06:02 PM
855 Views

I'm using the kit DE1 + the Terasic Daughter Board Dual Highspeed 65MSPS A/D and 125 MSPS D/A Channels (P0003_GPIO) with the software Simulink and DSP Builder. I have the following doubts: 

 

1. How to address the analog inputs A/D and D/A of Terasic Daughter board in a control system model will be developed in software Simulink and DSP Builder? 

 

2. Is there a tutorial (or Internet Forum) where I can read about A/D and D/A Conversion on DE1 Development Board + Terasic Daughter Board Dual Highspeed 65MSPS A/D and 125 MSPS D/A Channels (P0003_GPIO) using Simulink and DSP Builder ?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-09-2010 06:27 AM
164 Views

please do net multipost, and try to write something readable

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.