Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Terasic Byteblaster

Altera_Forum
Honored Contributor II
‎09-09-2010 10:51 AM
863 Views

Hello  

I am using a Terasic USB Byteblaster. I see that the Pin# 1 (DCLK - DCLK) and Pin# 9 (ASDO -> ASDI) of the Byteblaster are shorted. Should they be shorted by default or would they have been shorted during the development process ? I did not see my current increase when I was bringing up the board / trying to program the Cyclone III (EQFP package) or did not hear a pop or anything suspicious that could have shorted the two pins. 

 

I found that out when I was checking the connections to ensure that I had the connections for the AS mode correctly done. I saw the short when the ByteBlaster was connected on the board and it was gone after I removed the Byteblaster. Thats how I found out about the short. 

 

I am programming in AS Mode and Quartus II says "Can't recognize silicon id for Device 1" 

 

Any help will be appreciated. 

 

Thanks 

Ajay
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-10-2010 02:48 AM
158 Views

Fixed ... It was the cable  

1,3,5,7,9 was swapped with 2,4,6,8,10 

 

Ajay
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.