Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

Acex 1k Open Drain outputs

Altera_Forum
Honored Contributor II
996 Views

On Acex 1k device do I have to specifically disable the clamping diode to use an I/O pin as an open drain output with a pull-up to 5V? Data sheet Table 13 does not indicate any requirement to do this (it only refers in Note 1 to disabling the clamping diode on inputs at a voltage above Vccio) but this seems wrong. Does anyone know whether configuring an I/O pin as an open drain output automatically disables the clamping diode?

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
287 Views

My guess is it doesn't, but I wouldn't care too much about the clamping diode being automatically disabled or not. Just go ahead and disable clamping specifically. In the worst case the setting would be redundant, but it would be harmless.

0 Kudos
Altera_Forum
Honored Contributor II
287 Views

I don't exactly understand the question, because no clamping diodes are turned on by default (also not with ACEX1K). So the obvious action is not to turn on the clamping diode for open drain outputs intended to swing above VCCIO.

0 Kudos
Reply