FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

VIP Suite control packet decoder core

Altera_Forum
Honored Contributor II
‎10-18-2010 10:26 PM
1,170 Views

i've created a core to decode the control packets of VIP Suite Avalon ST Video streams and output the data via SOPC Builder conduits: 

 

http://www.alterawiki.com/wiki/vip_control_decoder 

 

you might find this useful in debugging CVI, scaler, or clipper IP in simulation or with SignalTap II. the core may also be useful as a template to create other VIP Suite components 

 

let me know if you have any suggestions or problems
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-26-2010 09:36 PM
218 Views

i updated this core today so it actually works :p 

 

i also added a SignalTap II screen shot to prove its actually been run in hardware ;)
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.