Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12600 Discussions

Two questions about nios II

Altera_Forum
Honored Contributor II
‎11-20-2010 11:15 PM
937 Views

1. I'm not quite sure how to use the WI and RI bits in the control register of JTAG_UART core. What's the meaning of " Indicates that the read interrupt is pending". Are there any examples that when WI and RI are 1 or 0? 

2.The JTAG_UART core has fast and small version drivers. In order to enable the small version one should specify the preprocessor option -DALTERA_AVALON_JTAG_UART_SMALL. Who can tell me where to specify that?:oops:
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-22-2010 11:02 AM
250 Views

If you are using the Altera supplied drivers then you don't need to know about the device register definitions.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.