cyclone V sockit parallel lvds termination

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

cyclone V sockit parallel lvds termination

995 Views

hello all,

can anyone provide me some information regarding the parallel LVDS input interface termination on cyclone V SoCkit?

Information like what should be the I/O termination and how to interface using hsmc connector for clock input.

thanks.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.