Help on project (DE2 Board)

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Help on project (DE2 Board)

904 Views

Hey Friends, I am currently working on this Edge Extraction Project.

I have the following components: Altera DE2(EP2C35) Board(NiosII, CycloneII). I need to do Edge Extraction. I get few errors running the program and I dont know how to correct it since I am poor in Verilog Coding. Somebody please debug this code and help me with my University Project pls...

Reference and Design:

http://people.ece.cornell.edu/land/courses/ece5760/finalprojects/f2007/hc454_gtc32/hc454_gtc32/index.html

P.S: Attached the entire project, please debug the verilog module since i get a few errors, thank you

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.