Overflow issue with building IIR filter using DSP builder basic block

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Overflow issue with building IIR filter using DSP builder basic block

972 Views

Hi All,

I'm trying to build a simple IIR filter using Altera DSP builder basic block like delay, gain and adder etc. But the result compare to the block from fdatool are far more worst where it's overflow seems like. Is there anyone knows how to do a quantization in between the adder or multiplier stage to over come this? The below are the matlab script for settign the sample time.

clock_freq = 300e3;

sample_time = 1/clock_freq;

clock_period = 1/(clock_freq*1e-9);

Thanks,

Leo

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.