Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Critical warning about Global

Altera_Forum
Honored Contributor II
‎03-01-2011 10:56 AM
935 Views

Hi again, 

 

I'm filling the forum with all my questions.  

But i'm learning from each one of it.  

 

Now i have 

the following problem. The compiler gives a critical  

warning about 2 input pins. I have assigned them  

as globals in the assignment editor but it still gives 

the warning that i should make the pins global ...  

In the image i took a snapshot from the warning  

and the setting.
Preview file
53 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-01-2011 11:17 AM
222 Views

clock inputs must be assigned to dedicated clock pins. I think you have connected them to non-dedicated pins but then applied global setting. 

It is not the recommended design method.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.