Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20641 Discussions

What's wrong with the modelsim

Altera_Forum
Honored Contributor II
1,000 Views

i have transfer the block symbol file to the verilog using quartus,but i simulate it in the modelsim,it has the wrong answer. 

this is the block file of a three ffs. 

http://www.alteraforum.com/forum/attachment.php?attachmentid=3780&stc=1&d=1299584679  

the is the modelsim result, 

http://www.alteraforum.com/forum/attachment.php?attachmentid=3779&stc=1&d=1299584679  

but when i write the verilog myself ,i get the right answer,so what's wrong with the Modelsim,any ideas? Many thanks!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
311 Views

are you converting the .bdf to Verilog? can you post the converted Verilog?

0 Kudos
Reply