warning "Rule c104" from sync chain (3x DFF)

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

warning "Rule c104" from sync chain (3x DFF)

1,091 Views

i get the following warning: rule c104: clock signal source should drive only input clock ports (design assistant rule).

from a synchronization chain of 3 DFF's. Why is this? Is it false warning or something wrong with the design? I thought it's according to Alterra recommendation.

Using MAX II device. Quartus II 9.1.

file:///C:/DOCUME%7E1/E5900538/LOCALS%7E1/Temp/moz-screenshot.png

13 KB

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.