- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
How can I port map a verilog module/file in an VHDL top module? I've tried the normal VHDL way without any luck. Thanks for any help.
Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What do you mean for the normal VHDL way?
In Quartus there is no problem: you can use the functions in the File menu to create the VHDL component declaration template of a Verilog module (and vice versa). If you mean to mix VHDL and Verilog in ModelSim, this is not allowed in Altera Starter Edition, if I remember correctly.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i don't think you'll be able to use VHDL direct instantiation of a Verilog module, so you will need to include the component declaration as described above
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page