Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20641 Discussions

Port map verilog module in vhdl

Altera_Forum
Honored Contributor II
1,256 Views

How can I port map a verilog module/file in an VHDL top module? I've tried the normal VHDL way without any luck. Thanks for any help.

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
314 Views

What do you mean for the normal VHDL way? 

In Quartus there is no problem: you can use the functions in the File menu to create the VHDL component declaration template of a Verilog module (and vice versa). 

If you mean to mix VHDL and Verilog in ModelSim, this is not allowed in Altera Starter Edition, if I remember correctly.
0 Kudos
Altera_Forum
Honored Contributor II
314 Views

i don't think you'll be able to use VHDL direct instantiation of a Verilog module, so you will need to include the component declaration as described above

0 Kudos
Reply