ModelSim RTL simulation works, now gate-level simulation

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

ModelSim RTL simulation works, now gate-level simulation

1,421 Views

My design is in Quartus II and I can simulate it at the RTL succesfully. I compiled the design and want to simulate it at the gate-level. There are many signals missing and new signals whose purpose I don't know -- probably due to the compiler. More importantly, I can't see any signals in any of the instantiated modules -- I can only see the signals in the top level (the ones not synthesized away).

In the ModelSim "Start Simulation" dialog window, I notice that "rtl_work" contains the three Verilog source files, but "gate_work" contains only the file I designated as top-level.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.