ep3c120 - apical "3D NR" don't use

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

ep3c120 - apical "3D NR" don't use

954 Views

hi!

I use ep3c120 development board and project apical_altasens.

There is 3D NR(3D Noise Reduction ) in the project ,

but I don't want to use it .

becase it is used so many LE ,so how can I delete it

when PC compile design.

thank you

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.