Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

SignalTab sometimes not working on Stratix III

Altera_Forum
Honored Contributor II
1,106 Views

Hello.  

We've got problems with SignalTab II on Stratix III. Sometimes, after some compilation SignalTab stop working. When I run acquiring (Single Run or Autorun) it shows message "Acquiring pre-trigger data" and hangs in that state. It doesn't mean if I choose trigger conditions or not chosen trigger at all. Restarting acquiring in signaltab doesn't solve problem.  

The only things that helps is changing project in some way - add/remove some probes in signaltab setup window and recompile project.  

 

Device: Stratix III EP3SL110F1152C2  

Quartus 9.1 sp2  

Windows XP SP3 

 

One compilation takes about 20-30 minutes, so it very boring to find that after some changes in project Signaltab not working.  

 

Please help!
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
417 Views

 

--- Quote Start ---  

Hello.  

We've got problems with SignalTab II on Stratix III. Sometimes, after some compilation SignalTab stop working. When I run acquiring (Single Run or Autorun) it shows message "Acquiring pre-trigger data" and hangs in that state. It doesn't mean if I choose trigger conditions or not chosen trigger at all. Restarting acquiring in signaltab doesn't solve problem.  

The only things that helps is changing project in some way - add/remove some probes in signaltab setup window and recompile project.  

 

Device: Stratix III EP3SL110F1152C2  

Quartus 9.1 sp2  

Windows XP SP3 

 

One compilation takes about 20-30 minutes, so it very boring to find that after some changes in project Signaltab not working.  

 

Please help! 

--- Quote End ---  

 

 

Hi, 

 

what clock are you using for capturing the data ? 

 

Kind regards 

 

GPK
0 Kudos
Altera_Forum
Honored Contributor II
417 Views

We are using ALT_PLL output - 400 MHz, which is made from input clock 10 MHz.

0 Kudos
Altera_Forum
Honored Contributor II
417 Views

 

--- Quote Start ---  

We are using ALT_PLL output - 400 MHz, which is made from input clock 10 MHz. 

--- Quote End ---  

 

 

Hi, 

 

are you sure that signaltap could run at that speed ? No timing violations in the timing reports ? 

 

Kind regards 

 

GPK
0 Kudos
Altera_Forum
Honored Contributor II
417 Views

Of cource, it supports this frequency, because it C2 speed grate. Anyway, we were tring to slow speed of sampling in SignalTab to 200 or 100 Mhz. And we had same problems with: 

"Acquiring pre-trigger data"...
0 Kudos
Altera_Forum
Honored Contributor II
417 Views

 

--- Quote Start ---  

Of cource, it supports this frequency, because it C2 speed grate. Anyway, we were tring to slow speed of sampling in SignalTab to 200 or 100 Mhz. And we had same problems with: 

"Acquiring pre-trigger data"... 

--- Quote End ---  

 

 

 

Hi, 

 

any setup or hold time violations ? Hold time violations could not be solved by reducing the clock speed. 

 

Kind regards 

 

GPK
0 Kudos
Reply