Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Timing issue

Altera_Forum
Honored Contributor II
912 Views

Hi, 

How do I know how match conditions I can put inside the "if (conditions) then" without causing any timing issue (missing clocks...)? Can I write: "if (a='1' and b='0' and…… z='1') then idan<='1';"? maybe something to do to Fmax … 

Thanks, Idan
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
215 Views

I commonly use this construct to test for saturation: 

 

clocked process... 

if signed(data) < 32768 and signed(data > -32768 then... 

 

with data about 18 or 20 bits thus the test involves 40 bits comparator. 

I don't see any timing problem. But data is registered before the if test. 

 

So as long as your inputs to the if test are registered and result is registered then hope it will not be a burden on timing.
0 Kudos
Reply