questions about parameter define

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

questions about parameter define

909 Views

verilog code:

parameter A_BIT = 4'd9;

parameter B_BIT = 4'd12;

output [A_BIT+ B_BIT -1 :0] sig_tmp;

After synthesize, sig_tmp is 5 bit.

I know "parameter A_BIT = 4'd9" should be "parameter A_BIT = 9", and also B_bit.

I want to know why the result of "A_BIT+ B_BIT" in "[A_BIT+ B_BIT -1 :0]" is still 4bit , but not 5 bit.

Thank you.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.