Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

AN374 Video over IP - channels

Altera_Forum
Honored Contributor II
‎07-20-2011 07:21 PM
940 Views

The design seem to have a means of time multiplexing TS streams into channels. I would be real interested if this has been proven in general. and also with interleaving of the 2 TS streams on every 32-word bursts. Anyone create a design with greater than 2 channels. I would like to know how that worked out and if there is anything to keep in mind. 

Thx
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.