Simulating Altera components

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Simulating Altera components

927 Views

Hi all,

I have to test some Altera components in the "black-box" way (stimulating inputs and analyzing outputs) which are void of architecture, but only have the porting declaration.

for example:

 
component lcell
port (
   a_in : in std_logic;
   a_out : out std_logic);
end component;

How can I do?

Thanks to all.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.