Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20641 Discussions

How to config external PLL for Alt_lvds?

Altera_Forum
Honored Contributor II
902 Views

1. How to chose compensation mode? source sync or normal? 

2. how to config output clock phase? 

I use stratix IV 820 device.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
217 Views
0 Kudos
Reply