Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Question about License?

Altera_Forum
Honored Contributor II
1,681 Views

Hi :):), 

 

My problem is when i try to recompile the project given by Stratix IV "board_update_portal" with a just change in PLL ( increase the frequency). 

I constate that the changement not taken it consideration, As i mentionned in  

http://www.alteraforum.com/forum/showthread.php?p=126717&posted=1#post126717

 

My question Now this problem dues to the License or NO? 

I note that i use a evaluation quartus 9.1.  

 

Thanks
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
351 Views

If the design is using some opencore IP for which you don't have the license, it will create a time limited FPGA image. If your project is called myfpga, the resulting programming file will be called myfpga_time_limited.sof instead of just myfpga.sof.

0 Kudos
Altera_Forum
Honored Contributor II
351 Views

 

--- Quote Start ---  

If the design is using some opencore IP for which you don't have the license, it will create a time limited FPGA image. If your project is called myfpga, the resulting programming file will be called myfpga_time_limited.sof instead of just myfpga.sof. 

--- Quote End ---  

 

 

Thanks for you reply Daixiwen 

 

In my SOPC there are some IP core as CPU, PLL, ...etc. 

As i said: i use a evaluation version. On the resulting program i don't obtained _time_limited.sof.:(
0 Kudos
Altera_Forum
Honored Contributor II
351 Views

does the modified date on the resulting .sof file change, and does it reflect the actual compilation time?

0 Kudos
Reply