Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

Minimum freq of SERDES megafunction in Arria II GX

Altera_Forum
Honored Contributor II
1,057 Views

Hello, 

 

Can anyone give me guidance as to the minimum frequency of operation of the SERDES megafunction (ALTLVDS) for the Arria II GX device?  

 

Thanks, 

Pete
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
334 Views

The minimum and maximum specification depends on the clock source (for example, PLL and clock pin) and the clock routing resource you 

use (global, regional, or local). 

 

You could implement your design in Quartus II. After compilation, run simulation n timing analysis if your design could meet the device requirement.
0 Kudos
Altera_Forum
Honored Contributor II
334 Views

ChewHow, 

 

Thanks! I'll give it a whirl.
0 Kudos
Reply