- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi
I had triple speed ethernet working in a system. I then added a PIO to the SOPC system, reasigned addresses and IRQs, regenerated and recompiled in Quartus. The ethernet is no longer working and when the system starts up I get this error: Error opening TX SGDMA
init error -22 on net
The TX SGDMA is still in the system as before the only differnce is its base address. What can have caused this error? Anyone know how to fix it, or how to debug it?
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Do a screenshot of sopc system
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I manually changed the address of the TX SGDMA in SOPC to the address it had before when it was working and now it is working again.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- i am facing also the problem --- Quote End --- Thats bad.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
It is certainly a software trouble.
Have you rebuilt your system in order to use the new hardware addresses?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The BSP was regenerated and the software recompiled but it did not work. To get it back to a working state I had to manually set the base address for the SGDMA back to what it was before I added the PIO and auto assigned the base addresses.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You could add a printf call in your main file to print out the base address of the SGDMA as defined in system.h, to check that it is the same than in your Sopc project, because it looks like there in a mismatch there.
Are you sure you generated the bsp with the correct .sopcinfo file, and that the image in the FPGA is the right one?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you for the tip. Adding a printf sounds like a good way to verify if there is any mismatch. At the moment my system is working, but I will keep this in mind in case I get this error or a similar error in the future.
I think I must have generated the BSP correctly because the newly added PIO was working as it should. If the image on the FPGA was a wrong one I would have expected to get system id and time stamp mismatches which I did not get.- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page