Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Help, project real time face detection.

Altera_Forum
Honored Contributor II
‎09-22-2011 05:25 AM
980 Views

Hi everybody! 

I have a problem with algorithm "real time face detection" in FPGA, if you can help me, please give me sourse code ("VERILOG" language) of this algorithm. Thank you so much!!! 

 

 

Best regards. 

capduyvuong
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.