Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20642 Discussions

Cannot see GND pins on pin-out docs : Max V - 5M40ZE64

Altera_Forum
Honored Contributor II
1,317 Views

Hi there, 

 

Well I am not sure if this is the right place but I am stuck as there seems to be missing pin information for 5M40ZE64 (EQFP64 package, Max V CPLD) on the literature page. I checked the BSDL files and pdf, text and xls documents with no luck. The other package (BGA) for this device however seems to be fine (defines GND pins, I mean). Wondering if I am missing something or am I 'lucky' to be the first person to use this part (or design for it)? 

 

Please feel free to suggest anything. 

 

Cheers, 

Erdem 

 

p.s. I attempted to post links for the Max V device pinout page for making it easy but not enough posts...
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
308 Views

The GND pin is the exposed pad in the bottom of the package.

0 Kudos
Altera_Forum
Honored Contributor II
308 Views

Wow, thanks for the super quick response. Looks like I have repeatedly missed that footnote. So much for the non-stop working spree, guess I need to take some rest :rolleyes: 

 

Thanks!
0 Kudos
Reply