- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
plese help me in debugging this error in vhdl
my code contains the following statement fifo_out_port : OUT ARRAY8x8; and it gives the following error Error (10482): VHDL error at output_fifo.vhd(43): object "ARRAY8x8" is used but not declared help me in declaring this in in my packageLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I don't know what base type you need, but declaring an array is done like this:
type my_array_t is array(integer range <>) of some_other_type;
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page