"case" inside "case" path delay long or short? - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

"case" inside "case" path delay long or short?

974 Views

Hi

reg[4:0] a1;

reg[2:0] b1;

case(a1)

5'd0:case(b1

||||||3'd0:

||||||3'd1:

||||||.

||||||.

||||||endcae

5'd1:case(b1

||||||3'd0:

||||||3'd1:

||||||.

||||||.

||||||endcae

.

.

.

.

endcase

does the path delay long or short??

Link Copied

2 Replies

241 Views

Path delay of combinational logic is generated according to the complexity of the logic, independent of coding style. In so far, there's nothing special with nested case structures.

Copy link

241 Views

thank you!

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.