- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I guess there's no solution for that, but I wanted to give a try anyway. So my situation is below.
I'm using DE2-115 together with a Terasic LTM module on the GPIO port and a Texas Instruments acquisition evaluation module on the HSMC port. LTM module uses a 3.3 V I/O standard, or at least I'm supposing it, since its user manual doesn't mention it explicitly, but it seems to use a 3.3 V power supply (anyway it's already working with 3.3 V I/O, so I'm pretty sure about that's its standard). So I had to set my JP6 jumper in the 3.3 V correspondent position. At the same time, I would need a 1.8 V clock signal on the SMA out connector to use with the TI EVM. Unfortunately, the FPGA pin connected to the SMA_CLKOUT is on the same bank of GPIO pins (bank 4), so I'm actually having a 3.3 V I/O standard on it. Is there anything I can try to overcome the problem? What would you do? Regards, LorenzoLink Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- What would you do? --- Quote End --- A 50-ohm source termination and a 50-ohm end termination create a voltage divider 50/(50+50)* 3.3V = 3.3V/2 = 1.65V. Viola! A 1.65V clock should work fine with 1.8V logic. Cheers, Dave
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Ok Dave, now I'm a fan of yours :)
Thank you. Cheers, Lorenzo
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page