Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

How do I Force Quartus to generate Multiplier from ALMs?

Altera_Forum
Honored Contributor II
1,447 Views

I'm designing in a situation where I will have limited HW multipliers on a Stratix IV (they're being used for other things). I know that Quartus knows how to generate the most efficient fixed-point multiplier using only ALMs because it does it in things like the FIR Compiler II.  

 

Is there an easy way to either generate a MegaFunction or use a code directive to have iQuartus do the best it can without using a hard-block? 

 

Thanks! 

/j
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
729 Views

IIRC, if Quartus runs out of multipliers, it should start making ALM versions for you. But if you want to select which multipler will use logic, in VHDL you can use attributes: 

 

signal a, b : unsigned(8 downto 0); signal res : unsigned(17 downto 0); attribute multstyle : string; attribute multstyle of res : signal is "logic"; res <= a * b;
0 Kudos
Altera_Forum
Honored Contributor II
729 Views

thanks tricky

0 Kudos
Altera_Forum
Honored Contributor II
729 Views

just FYI FIR Compiler II is quite smart and doing most of the heavy lifting with optimization, not Quartus. it's a very cool tool

0 Kudos
Reply