FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

DDR-2 IP data error

Altera_Forum
Honored Contributor II
‎01-29-2012 02:58 AM
983 Views

Hi All,  

 

We are working on DDR2-IP on two different Altera cyclone III EP3C120F780C7N development kit 

 

1st-kit, called as A-kit  

The DDR(Micron) part number: combination of 8LD42-D9GMG and 8FB41-D90PN 

 

2nd-kit, called as B-kit 

The DDR(Micron) part number: combination of 8YF12-D9JLR and 8EB41-D9DPN 

 

The data write and read are working good with the A-kit where as there is data corruption on some addresses while working on B-kit. We used the signal tap to check DDR-2 protocol, the protocol seems to be non-violated. 

 

Can anyone experienced the some similar problem, please do send the response on how we can handle this case. 

 

Thanks and Regards, 

Vijay K
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-29-2012 02:54 PM
278 Views

Timings are ok? What's the max freq of each chip? What's the controller freq?

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.