Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

Max II to Max V migration

Altera_Forum
Honored Contributor II
‎02-08-2012 11:38 AM
1,044 Views

Hi, 

I am looking at migrating a design from a Max II to Max V device. 

Looking at the data sheets they look very similar which suggests it was essentially a die shrink. But I would like to be sure! 

Is there any documentation about this or has anyone else been down this road? 

 

Thanks  

 

Mark
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-08-2012 05:57 PM
347 Views

they seem awfully similar, but i don't think you'll find any official documentation on the changes

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.