- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The following Verilog code is used to realize the SVPWM technique.The code has 5 modules.The module "sect_det" when run shows the output "sd" same for all clock cycles though it has inputs that vary with every clock cycle. I am unable to identify the bug.Please help me with the same. Also, the code needs to be optimized. Suggestions are welcomed.
Verilog Code is attached.Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page