Using the stratix v transceiver native phy ip(PMA direct) and realize the PCIe

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Using the stratix v transceiver native phy ip(PMA direct) and realize the PCIe

1,098 Views

Hi All,

I want to use the stratix v transceiver native phy ip (PMA direct, I have PCS) and realize the PCIe Gen2 .I have read the Altera Transceiver PHY IP core user guide.

Can anyone offer the examples or offer the ideas?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.