Syntax error in defining Heirarchy.. System Verilog

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Syntax error in defining Heirarchy.. System Verilog

968 Views

I have my enum type defined as:


typedef enum {
chain_master,
A_master,
B_master,
ip1_slave,
ip2_slave,
master,
slave
} ip_chain;

I have a heirarchy which i have defined as following:


`define heirarchy_tree 
begin 
tree.master=chain_master; 
tree.master=chain_master; 
tree.master=chain_master; 
tree.master=A_master; 
tree.master=B_master; 
end

When I compile it, I get the syntax error:

Syntax error:

token is 'tree'

tree[chain_master].master=chain_master;

Can anyone tell what is missing?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.