Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20644 Discussions

clock groups options

Altera_Forum
Honored Contributor II
967 Views

Hello, 

 

I see that there are few clock group options in sdc. 

1. -asynchronous, 

2. -logically_exclusive, 

3. -physically_exclusive. 

 

I believe all these options can create asynchronous relationship for the set clocks. 

Hence i guess using any of these should serve the purpose of disabling timing check on two clock groups,  

 

Please let me know is there anything more here on defining clock groups with -logically_exclusive, -pyhsically_exclusive. 

 

regards, 

frk
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
242 Views

Hello All, 

 

Can you please share your inputs here !! 

 

Regards, 

frk
0 Kudos
Reply