Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Power analysis in QUARTUS II 11.0

Altera_Forum
Honored Contributor II
‎11-08-2012 12:43 AM
941 Views

Hi all 

 

To analyse the power consumption of a design. I generated the .vcd file by Turning on the Generate Value Change Dump File script by enabling the run gate level option under EDA tool options.  

 

Then mentioned the design name in the design instance name option which is the design instance name in the testbench. The .vcd file is generated under the simulation folder in the project directory. I gave the .vcd file as input to the power analyzer tool in the QUARTUS II with 12.5% toggle rate.  

 

After the compilation I observed that the core static thermal power dissipation is always constant with the value of 79.92 mW and the I/O thermal power dissipation value is changing from 30mW.  

 

Is it the correct way of analyzing the power for a design. 

 

Can anyone please tell me whether there is any other way for power estimation. 

 

Can anyone please help me with this... 

 

Thanks, 

Phani
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.