Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16556 Discussions

Nios II Ethernet Standard Design 230>530

Altera_Forum
Honored Contributor II
922 Views

The "Nios II Ethernet Standard Design " reference design is for a Stratix-IV 230 FPGA but my PCB has a 530 so I changed the FPGA to a 530 and simply recompiled. It programs ok but my NIOS II Eclipse does not see the ID or Time Stamp, and of course the SW does not load. Do I need to do anything else? When I invoke System Console and set the path to the master it finds it but Eclipse does not. Any ideas? Thanks.:confused:

0 Kudos
0 Replies
Reply