Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

Block Floating Point

Altera_Forum
Honored Contributor II
‎11-20-2012 02:31 PM
1,005 Views

I was wondering if anyone has implemented 'Block Floating Point' arithmetic in their FPGA designs? I understand the the Altera FFT Core uses it, but there is no supporting documentation that I have found that speak to exactly how BFP works in general. I have found plenty of papers that talk about how great it is and they've implemented it, but I need something that provides a more basic explanation of how it operates.

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.