Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

How to reduced intradomain skew in Alter FPGA!

Altera_Forum
Honored Contributor II
‎03-12-2013 12:05 AM
1,365 Views

I am implementing my design into Stratix IV with PMA direct mode transceiver. I got following suggestion while analyzing setup violation. 

 

Place source and destination clock on the same global clock resource for the path from ledp_iptop:ledp_i...lam:lam|prevareq to ledp_iptop:ledp_i...cyc[2]~_emulated 

 

 

Could someone please tell me how to do it? Thanks very much for the help!
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎02-23-2018 11:36 AM
484 Views

Hi superjoe, 

Did you solve this issue?
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎02-23-2018 08:24 PM
484 Views

Create a Global Signal assignment in the Assignment editor and set the value for the assignment to Global.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.