- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
how can we perform runtime reconfiguration in fpga's?
Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
It depends on what you mean by "run-time reconfiguration" :)
The newer generation Stratix V is supposed to support partial reconfiguration, and the new SoC devices will also have to support some sort of reconfiguration (where the ARM core is alive, and the FPGA fabric, or part of it, is reconfigured). Older generation parts, eg., Cyclone IV/Stratix IV and earlier do not support partial reconfiguration. However, you can still implement "run-time" reconfiguration by having additional support logic, eg., another FPGA or a processor that is responsible for configuring the FPGAs. For example, many development kits have a USB-Blaster programmer, which consists of a USB interface plus CPLD. That "support logic" is what allows you to configure and reconfigure the FPGA on the kit. Cheers, Dave- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
does cycloneII support this partial reconfiguration.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- does cycloneII support this partial reconfiguration. --- Quote End --- Let me repeat myself: "Cyclone IV/Stratix IV and earlier do not support partial reconfiguration". :)
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page