Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16612 Discussions

check the verilog code of ADC on FPGA

Altera_Forum
Honored Contributor II
1,453 Views

hi all 

when i assign LVDS pins to one IO Bank in altera DE1 CycloneII the value of Vccio for that IO bank changed from 3.3 v to 2.5v 

what is the reason and which value should i consider for my design?
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
502 Views

hi all 

when i assign LVDS pins to one IO Bank in altera DE1 CycloneII the value of Vccio for that IO bank changed from 3.3 v to 2.5v 

what is the reason and which value should i consider for my design?
0 Kudos
Altera_Forum
Honored Contributor II
502 Views

The LVDS buffers need to be powered at 2.5V to operate within the designed specification. So if you have some LVDS pins in a bank, its VCCIO must be 2.5V.

0 Kudos
Altera_Forum
Honored Contributor II
502 Views

 

--- Quote Start ---  

The LVDS buffers need to be powered at 2.5V to operate within the designed specification. So if you have some LVDS pins in a bank, its VCCIO must be 2.5V. 

--- Quote End ---  

 

i want to know how analoge signal to digital signal.2.5 v will be 0 and 3.5v ill be 1
0 Kudos
Altera_Forum
Honored Contributor II
502 Views

when p signal > n signal --> 1 

when p signal < n signal --> 0 

 

how much difference is considered 1 or 0? 

If output, refer to VOD. 

If input, refer to VID. 

Example: VID is 100mV. That means the p>n by 100mV is considered "1"
0 Kudos
Reply